	EAST SEARCH	6/27/2006
L# H	lits Search String	Databases
S1 46	4602 (((integrated or digital) near2 circuit\$1) or "logical unit") with simulat\$3	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
. S2	25 S1 and (simulat\$3 with thread\$1)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S3	39 S1 and (execut\$3 with thread\$1)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S4	32 logical unit with simulat\$3	US-PGPUB, USPAT, EPO, JPO, DERWENT, IBM_TDB
	4 S1 and (thread\$1 with manager\$1)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
	17 S1 and (resource\$1 with manager\$1)	US-PGPUB, USPAT, EPO, JPO, DERWENT, IBM_TDB
S7		US-PGPUB, USPAT, EPO, JPO, DERWENT, IBM_TDB
~ 88	82 S1 and (allocat\$3 with resource\$1)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
83		US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
		EPO; JPO; DERWENT;
	34 S1 and (monitor\$3 with request\$1)	EPO; JPO;
	3 S1 and (request\$1 with deadlock\$1)	USPAT; EPO;
	1 S1 and (monitor\$3 with (read or write) with request\$1)	USPAT; EPO; JPO;
•		USPAT; EPO; JPO; DERWENT; IBM
		USPAT; EPO;
	47 S14 and S15	EPO; JPO; DERWENT; IBM
		USPAT; EPO; JPO;
		USPAT; EPO; JPO;
_		USPAT; EPO; JPO;
	301 S1 and (time with (occupancy or use or utilization))	USPAT; EPO; JPO; DERWENT;
		USPAT;
		USPAT; EPO; JPO; DERWENT; I
S25	3 S1 and (thread\$1 with "execution time")	USPAT;
		EPO; JPO;
		USPAT; EPO;
		EPO; JPO;
	02 S27 and S28	; EPO; JPO;
	27 S1 and (thread\$1 with control\$3)	EPO; JPO;
S31 2:	234 S4 or (S2 or S3 or S5 or S6 or S7 or S9 or S10 or S11 or S12 or S16 or S17 or S19 or S21 or	US-PGPUB; USPAT; EPO; JPO;
S32 2 <sup>,</sup>	249 S8 or S20 or S29	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S33 7	70 S31 and S32	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S34 2:	234 S31 or S33	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
•	4602 (((integrated or digital) near2 circuit\$1) or "logical unit") with simulat\$3	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
		EPO; JPO;
		; EPO; JPO;
S38 3	32 logical unit with simulat\$3	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB

\$35 and (thread\$1 with manager\$1) \$35 and (allocat\$3 with resource\$1) \$35 and (allocat\$3 with resource\$1) \$35 and (allocat\$3 with resource\$1) \$35 and (resource\$1 with heararch\$4) \$35 and (recource\$1 with request\$1) \$35 and (monitor\$3 with request\$1) \$35 and (monitor\$3 with request\$1) \$35 and (competition with (read or write)) \$35 and (competition with request\$1) \$35 and (competition with request\$1) \$35 and (turne with request\$1) \$35 and (turne with request\$1) \$35 and (turne with resource\$) \$35 and (turne with resource\$1) \$35 and (compar\$4 with result\$1 with output\$3) \$35 and (turneat\$4 with control\$3) \$35 and (compar\$4 with control\$3) \$35 and (thread\$1 with control\$3) \$38 or (\$36 or \$37 or \$39 or \$40 or \$41 or \$43 or \$44 or \$45 or \$44 or \$55 or \$61 \$35 and ((sequential\$2 or concurrent\$2) with thread\$1) \$35 and ((sequential\$2 or serial\$2) with thread\$1) \$35 and (arbitrat\$3 or arbitrators) \$35 and (arbitrat\$3 or arbitrators) \$35 and (arbitrat\$3 or arbitra\$1) with (purality or multiple)) \$35 and (inferar\$4 or arbitra\$1) with (purality or multiple)) \$35 and (inferar\$3 or arbitra\$1) with manager\$1) \$35 and (inferar\$3 or arbitra\$2) \$35 an	4 \$35 and (thread\$1 with manager\$1) 5 \$35 and (allocat\$3 with resource\$1) 5 \$35 and (allocat\$3 with resource\$1) 5 \$35 and (resource\$1 with herarch\$4) 3 \$35 and (resource\$1 with herarch\$4) 3 \$35 and (request\$1 with deadlock\$1) 136 \$35 and (request\$1 with deadlock\$1) 147 \$35 and (monitor\$3 with request\$1) 158 \$35 and (competition with (read or write)) 159 \$35 and (competition with request\$1) 150 \$35 and (competition with request\$1) 151 \$35 and (competition with request\$1) 152 \$35 and (competition with request\$1) 153 and (compar\$4 with request\$1) 154 \$35 and (compar\$4 with request\$1) 155 \$35 and (compar\$4 with resource) 157 \$35 and (compar\$4 with resource) 167 \$35 and (compar\$4 with resource) 17 \$35 and (compar\$4 with result\$1 with output\$3) 17 \$35 and (compar\$4 with result\$1 with output\$3) 187 \$35 and (compar\$4 with result\$1 with output\$3) 187 \$35 and (sequential\$2 or concurrent\$2) with thread\$1) 188 \$35 and (sequential\$2 or concurrent\$2) with thread\$1) 189 \$35 and (resource\$1 with manager\$1) 190 \$35 and (inferant\$3 or arbitrators) 190 \$35 and (inferant\$3 with thread\$1) 190 \$35 and (inferant\$	USPAT; EPO; JPO; DERWENT; IBM	USPAT; EPO; JPO; DERWENT; IBM	US-PGPUB; USPAT; EPO; JPO; DERWENT; US-PGPUB; USPAT; EPO; JPO; DERWENT; CUS-PGPUB; USPAT; EPO; JPO; DERWENT; US-PGPUB; USPAT; EPO; JPO; DERWENT; USPAT; U	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	USPAT; EPO; JPO; DERWENT;
	4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	S35 and (thread\$1 with manager\$1) S35 and (allocat\$3 with resource\$1) S35 and (allocat\$3 with rule\$1) S35 and (resource\$1 with hierarch\$4) S35 and (monitor\$3 with request\$1) S35 and (request\$1 with deadlock\$1) S35 and (monitor\$3 with (read or write)) S35 and ((read or write) with request\$1) S47 and S48	S35 and (competition with (read or S35 and (resource\$3 with request\$355 and (number with request\$1) S35 and (block\$3 with request\$1) S35 and (time with (occupancy or S35 and (time with resource) S54 and S55 S35 and (compar\$4 with result\$1 v S35 and (compar\$4 with result\$1 v S35 and (compar\$4 with result\$1 v S56 and S66)	S59 and S60 S35 and (thread\$1 with control\$3) S38 or (S36 or S37 or S39 or S40 S42 or S52 or S61 S63 and S64 S35 and ((sequential\$2 or concurt S35 and ((sequential\$2 or serial\$2 S63 or S65 S35 and (resource\$1 with manage		—

uS-PGPUB, USPAT; EPO; JPO; DERWENT; IBM_TDB         uS-PGPUB, USPAT; EPO; JPO; DERWENT; IBM_TDB         us-PGPUB, USPAT; EPO; JPO; DERWENT; IBM_TDB         quest\$1)         quest\$1)         quest\$1)         quest\$1)         quest\$1)         quest\$1)         quest\$1)         quest\$1         por port perwent; IBM_TDB         us-pGPUB, USPAT; EPO; JPO; DERWENT; IBM_TDB         us-pGPUB, USPAT; EPO;	ZOUZU1Z4U85 US-PGPUB; USPAI; EPU; JPU; DEKWENI; IBM_IDB
S74 and (resource\$1 with hiera S74 and (monitor\$3 with request \$74 and (monitor\$3 with request \$75 and (monitor\$3 with (read \$75 and (monitor\$3 with (read \$75 and ((read or write) with request \$75 and (competition with (read \$75 and (competition with request\$57 and (number with request\$57 and (number with request\$57 and (time with (occupancy \$74 and (time with (occupancy \$74 and (time with resource) \$93 and \$93 and \$94 S74 and (imit\$1 with "executior \$74 and (compar\$4 with result\$57 and (compar\$4 with result\$58 and \$99 and \$99 \$77 or (\$75 or \$76 or \$78 or \$78 \$102 or \$103 \$105 and \$103 \$105 and \$103 \$105 and \$103 \$105 and (dynamic\$4 near2 (a simulat\$3 with (thread\$1 or "log\$107 and ((dynamic\$4 near2 (a simulat\$3 with (thread\$1 or "log\$107 and ((dynamic\$4 near2 (a simulat\$3 with (thread\$1 or "log\$107 and ((dynamic\$4 near2 (a simulat\$3 with (dhread\$1 or "log\$107 and ((dynamic\$4 near2 (a simulat\$3 with (dynamic\$4 near2 (a simulat\$3 with cand (dynamic\$4 near2 (a simulat\$3 with cand (dynamic\$4 near2 (a simulat\$4 near2 (a si	2102002
21 38 114 114 114 114 114 114 114 114 114 11	V
S883 S884 S884 S887 S887 S887 S887 S897 S897 S996 S997 S997 S997 S997 S997 S997 S9	5

## **EAST SEARCH**

Akio Matsuda et al.

09/964591

## 6/27/2006

Results of search set S115	t.S115			
Document Kind Codes Title	Title	Issue Date	Current OR	Abstract
US 20050172107 A1	US 20050172107 A1 Replay instruction morphing	200508	20050804 712/226	
US 20050165597 A1	US 20050165597 A1 Apparatus and method for performing hardware and software co-verification testing	200507;	20050728 703/27	
US 20050151562 A1	US 20050151562 A1 Apparatus and method for bus signal termination compensation during detected quiet cycle	200507	20050714 326/30	
US 20050120012 A1	US 20050120012 A1 Adaptive hierarchy usage monitoring HVAC control system	200506	20050602 707/3	
US 20050108667 A1	US 20050108667 A1 METHOD FOR DESIGNING AN INTEGRATED CIRCUIT HAVING MULTIPLE VOLTAGE DO	•	20050519 716/4	
US 20050108039 A1	US 20050108039 A1 Semiconductor intellectual property technology transfer method and system	200202	20050519 705/1	
US 20050102125 A1	US 20050102125 A1 Inter-chip communication system	200505	20050512 703/14	
US 20050097551 A1	US 20050097551 A1 Multi-threaded virtual state mechanism	200505(	20050505 718/1	

20050421 714/741 20050414 714/39 20050231 703/19 20050210 716/4 20050210 716/3 20050210 716/3 20050210 716/3 20050221 713/193 20050223 257/678 20050127 713/193 20041230 711/137 20041223 714/743 20041223 714/743 20041229 713/30 20041028 703/25 20041028 703/25 20041028 703/25 20041028 703/25 20041028 703/25 20041028 703/25 200400826 716/1 20040930 703/22 20040930 714/741 20040930 703/22 20040930 714/741 20040930 703/22 20040930 713/300 20040017 713/300 20040017 713/300 20040017 713/300 20040017 713/300 20040617 713/300 20040617 713/300 20040617 713/300 20040617 713/300 20040617 713/300 20040617 713/300 20040617 718/100 20040122 716/19 20040122 716/19 20041028 703/19	20031204 703/14 20031120 716/4 20031113 716/1 20031105 707/6 20031030 703/19
A1 System and method for generating a test case A1 Method and apparatus for analyzing digital circuits A1 Simulation apparatus for analyzing digital circuits A1 Simulation apparatus for mapping platform-based design to multiple foundry processes A1 Method and apparatus for mapping platform-based design to multiple foundry processes A1 Method and apparatus for mapping platform-based design to multiple foundry processes A1 Method and apparatus for mapping platform-based design to multiple foundry processes A1 Method and apparatus for mapping platform-based design to multiple foundry processes A1 Method and apparatus for mapping platform-based design to multiple foundry processes A1 Method and apparatus for mapping platform-based design to multiple foundry processes A1 Vertical system integrated or memory encryption with reduced decryption latency A1 Apparatus and method for memory encryption with reduced decryption latency A2 Method, system, and program for simulating Input/Output (I/O) requests to test a system A1 Optimal load-based wireless session context transfer A2 Systems, processes and integrated circuits for rate and/or diversity adaptation for packet comm A2 Optimal load-based wireless session context transfer A3 Systems, processes and integrated circuits for rate and/or diversity adaptation for packet comm A2 Optimal load-based wireless session context transfers A3 System and method of memory access control for bus masters A4 Method. system and program product for configuring a simulation model of a digital design A4 Method. systems and method sulfaring state machines A4 Method of runctional vertications using virtual machine extensions A4 Use of firm estep information in a design verification of lowest priority interrupt A4 Apparatus and method for address bus power control A4 Apparatus and method for address bus power control A4 Apparatus and method for take arbitration in multi-threaded simulation of operations to remote computers A4 System and method for task arbitration in multi-threaded simulation	
US 20050086565 A1 US 2005008113 A1 US 20050034018 A1 US 2005003408 A1 US 20040259564 A1 US 200401939957 A1 US 20040117670 A1 US 20040118988 A1 US 20040118988 A1 US 2004006454 A1 US 2004006454 A1 US 20030229483 A1	US 20030225556 A US 20030217343 A US 20030212964 A US 20030208488 A US 20030208489 A

20031023 200310106 20031002 20031002 20030807 20030710 20030710 20030710 20030703 20030703 20030703 20030703 20030703 20030703 20030703 20030703 20030703 20030703 20030703 20030703 20030703 20030515 20030515 20030515 20030515 20030515	20030424 716/8 20030424 711/147 20030327 716/4 20030220 716/4 20030220 703/19 Jines 20030109 707/100 20021219 716/1 20021205 455/423 20021024 703/23 20021024 703/23 20021017 703/17 20021003 716/2 20021003 716/2 20021003 716/2 20021003 716/2 20021003 716/2 20021003 716/2 20021003 716/2 20021003 716/2 20021003 716/2 20021003 716/2 20020905 714/726 retaii 20020905 709/226
	Methods and apparatuses for designing integrated circuits Server system operation control method Simulation method and compiler for hardware/software programming Method and apparatus for evaluating logic states of design nodes for cycle-based simulation Method and apparatus for amortizing critical path computations System and method for organizing, compressing and structuring data for data mining readines Methods and apparatuses for designing integrated circuits Mobile system testing architecture Mobile system testing architecture Service clusters and method in a processing system with failover capability Address resolution protocol system and method in a virtual network Inter-chip communication system Response and data phases in a highly pipelined bus architecture Apparatus for optimized constraint characterization with degradation options and associated n Microprocessor design support for computer system and platform validation Apparatus and methods for constraint characterization with degradation options Remote performance management to accelerate distributed processes Testing apparatus and testing method for an integrated circuit, and integrated circuit Method of simulating operation of logical unit, and computer-readable recording medium retain
20030200425 20030188302 20030188299 20030188299 20030188299 2003014828 20030144828 20030126454 20030126455 20030126455 20030126455 20030126456 20030126456 20030126456 200301265907 200301265907 20030126305 20030126305 20030126305 20030126305 20030126305 20030126305 20030126305 20030126305 20030093255 20030093255	US 20030079195 A1 US 20030061580 A1 US 20030031305 A1 US 2003003467 A1 US 20020194572 A1 US 20020194572 A1 US 20020156613 A1 US 20020156612 A1 US 20020147875 A1 US 20020147875 A1 US 20020144183 A1 US 20020144183 A1 US 20020144183 A1 US 20020144183 A1 US 200201435611 A1 US 20020135611 A1 US 20020135611 A1

at the optimal time based on work   20020725 700/83 at the optimal time based on work   20020704 714/15 sign   20020613 714/15 sign   20020613 714/13 20020613 714/39 ts having multiple power supplies   20020425 703/14 tre program for being executed on 2002021 705/1 20020131 714/30 uted environment   20011227 703/22 20011101 710/305 20011101 710/305 20050719 73/17 20050719 73/17		20041109 20041016 20041019 20040831 20040832 20040727 20040727 20040615 20040615 20031118 20031118 20030812 20030817 20030817
System and method for connecting a logic circuit simulation to a network Programmable controller System and method for performing automatic rejuvenation at the optimal time based on work I Method and apparatus for test generation during circuit design Distributed simulation using PLI API Apparatus and methods for characterizing electronic circuits having multiple power supplies Software rental system, software rental method, and computer program for being executed on Devices, systems and methods for mode driven stops Method and apparatus for debugging programs in a distributed environment Snoop phase in a highly pipelined bus architecture Enhanced highly pipelined bus architecture  TIME-DOMAIN CIRCUIT MODELLER  Apparatus and method of memory access control for bus masters  Detecting events within simulation models	Facilitating guidance provision for an architectural exploration based design creation process Automatic phase lock loop design using geometric programming Enhanced highly pipelined bus architecture Replay instruction morphing Snoop phase in a highly pipelined bus architecture Snoop phase in a highly pipelined bus architecture Synchronization of hardware simulation processes Apparatus and method for bus signal termination compensation during detected quiet cycle Server system operation control method Method, system and program product for utilizing a configuration database to configure a hard System and method for performing automatic rejuvenation at the optimal time based on work. Optimal load-hased wireless session context transfer	Optimal load-based wireless session context transfer Memory mapping system and method System and method for simulation of an integrated circuit design using a hierarchical input net Response and data phases in a highly pipelined bus architecture Emulation system with multiple asynchronous clocks Method and apparatus for generation of pipeline hazard test sequences Multithreaded layered-code processor Process of operating a processor with domains and clocks Multi-board connection system for use in electronic design automation Method and apparatus for pipeline hazard detection Integrated circuit with emulation register in JTAG JAP Methods and apparatuses for designing integrated circuits Dynamic evaluation logic system and method Architecture for simulation testbench control Simulation method and compiler for hardware/software programming Apparatus for optimized constraint characterization with degradation options and associated n Computer-system-on-a-chip with test-mode addressing of normally off-bus input/output ports Interface for interfacing simulation tests written in a high-level programming language to a sim
US 200200101824 A1 US 20020099455 A1 US 20020087913 A1 US 20020073375 A1 US 20020049576 A1 US 20020049576 A1 US 20020049576 A1 US 20020049576 A1 US 20010056341 A1 US 20010037424 A1 US 20010037424 A1 US 20010027386 A1 US 20010027386 A1 US 692740 B2 US 6920418 B2	6917909 6909330 6907487 6880069 6880031 6879948 6842035 6822298 6820215	6816/32 6810442 6804735 6804735 6785873 6772370 6769122 676086 6754763 6754763 6668364 6668364 6661225 6666734 6584598

20030408 714/30 20030401 370/332 20030325 714/30 20030304 716/4 20030304 714/739 20030218 702/117 20030211 716/18 trion test be 20021224 702/120	20021203 DE 20021022 (sta 20021015 20021001 20020010	20020820 20020716 20020514 20020514 20020409 20020219	20020212 20020205 20011120 20011106 20011106 20011106		20001128 703/13 20001017 703/27 20000912 716/8 20000912 703/22 20000704 714/30 20000620 703/14 20000229 714/33 20000215 703/13 20000215 703/13 20000215 703/13
Processor condition sensing circuits, systems and methods  Method and an apparatus for Eb/Nt estimation for forward power control in spread spectrum c.  IC with selectively applied functional and test clocks  Client-server simulator, such as an electrical circuit simulator provided by a web server over th  Method and apparatus for test generation during circuit design  Emulation devices, systems and methods utilizing state machines  Methods and apparatuses for designing integrated circuits  Method and apparatus for design verification of an integrated circuit using a simulation test be	Locked read/write on separate address/data bus using write barrier METHOD AND SYSTEM FOR CREATING, DERIVING AND VALIDATING STRUCTURAL DI Multithreaded, mixed hardware description languages logic simulation on engineering worksta Efficient system for multi-level shape interactions Method and apparatus for determining the RC delays of a network of an integrated circuit	Methods and apparatuses for designing integrated circuits Array board interconnect system and method Microprocessor having addressable communication port Converification system and method Data hierarchy layout correction and verification method and apparatus Devices, systems and methods for mode driven stops	Method and apparatus for test generation during circuit design Synchronization mechanism for distributed hardware simulation Timing-insensitive glitch-free logic system and method Electronic design creation through architectural exploration Time-domain circuit modeller Generating candidate architectures for an architectural exploration based electronic design cn	Tunable architecture for device adapter Prototyping system and a method of operating the same Simulator architecture Simulator architecture Method and system for creating, validating, and scaling structural description of electronic dev Integrated circuit test coverage evaluation and adjustment mechanism and method Profile directed simulation used to target time-critical crossproducts during random vector test Method and apparatus for test generation during circuit design Search engine for remote access to database management systems	Logic simulation system and method  Simulation server system and method  Simulation server system and method  Optimum buffer placement for noise avoidance  Synchronization mechanism for distributed hardware simulation  Data processing devices, systems and methods with mode driven stops  Verification system for simulator  Simulation system for testing and displaying integrated circuit's data transmission function of Processor condition sensing circuits, systems and methods  Memory simulation system and method  Method and apparatus for simulation of a multi-processor circuit  Simulation/emulation system and method
US 6546505 B1 US 6542483 B1 US 6539497 B2 US 6530065 B1 US 6530054 B2 US 6519754 B1 US 6519754 B1	6490642 6470482 6466898 6460167 6449578		634/388 6345242 6321366 6314552 6314389 6305006	6292764 6263484 6263303 6216252 6212667 6212493 6182258 6169992	US 6154719 A US 6134516 A US 6117182 A US 6117181 A US 6085336 A US 6077304 A US 6047387 A US 6026230 A US 6014512 A US 6009256 A

US 5960186 A Digital c US 5911059 A Method US 5907698 A Method US 5878246 A System US 5867689 A Method US 5867399 A System US 5850536 A Method US 5841670 A Emulati	Digital circuit simulation with data interface scheduling Method and apparatus for testing software	19990928 703/4 19990608 703/23 19990625 716/6
<b>44444444</b>	and apparatus for testing software	19990608 703/23
<b>⋖⋖⋖⋖⋖⋖</b>		100001575 716/6
<b>444444</b>	Method and apparatus for characterizing static and dynamic operation of an architectural syst	0.001 / 0.000.001
<b>44444</b>	Verification system for circuit simulator	19990518 703/17
<b>44444</b>	System for linking an interposition module between two modules to provide compatibility as m	19990302 703/27
<b>4444</b>	Method and apparatus for emulating a digital cross-connect switch network using a flexible tor	19990202 703/23
<b>444</b>	System and method for creating and validating structural description of electronic system from	19990202 716/18
<b>444</b>	Method and system for simulated multi-tasking	19981215 703/21
< <	Object-oriented development framework for distributed hardware simulation	19981208 714/33
<	Emulation devices, systems and methods with distributed control of clock domains	19981124 703/23
	Method and apparatus for emulating a network of state monitoring devices	19980922 703/27
⋖	Method and system for preventing device access collision in a distributed simulation executing	19980922 703/14
_	Method and apparatus for emulating a dynamically configured digital cross-connect switch net	
Emul	ation devices, systems, and methods	19980908 714/28
	Method and system for creating and validating low level description of electronic design from I	19980901 716/18
	Method and apparatus for determining a composition of an integrated circuit	19980609 716/17
	Method and apparatus for emulating a digital cross-connect switch network	19980505 370/244
	Digital circuit simulation	
	Interface for interfacing simulation tests written in a high-level programming language to a sim	19980324 703/13
	bined discrete-event and continuous model simulation and analysis tool	19971223 703/17
	Method of automatically optimizing power supply network for semi-custom made integrated cir	19970715 716/2
	System and method for creating and validating structural description of electronic system	19970422 716/1
	Emulation devices, systems and methods with distributed control of test interfaces in clock do	19970415 703/23
	Method for control of random test vector generation	
	Multi-device adapter card for computer	19961119 710/100
⋖ -	Method and system for creating and validating low level description of electronic design from I	19960910 716/1
<	Self-time processor with dynamic clock generator having plurality of tracking elements for out	19960903 713/500
⋖	Method and apparatus to emulate VLSI circuits within a logic simulator	
	System and method for prefetching information in a processing system	19960806 711/119
∢	Method and system for creating, deriving and validating structural description of electronic sys	19960806 703/14
	Processor condition sensing circuits, systems and methods	19960709 714/45
	Concurrent simulation of host system at instruction level and input/output system at logic level	
	Visual simulation apparatus	
	Simulation using compiled function description language	19950725 717/146
` <b>«</b>	Thermal modeling of overcurrent trip during power loss	
_ ∢ ·	Method of operating a multiprocessor computer to solve a set of simultaneous equations	
<	Graphical data base editor	
_ ∢	Emulation devices, systems and methods utilizing state machines	
<	System and method for multiplexing data transmissions	19940628 370/401
_ ∢	Logic simulation using a hardware accelerator together with an automated error event isolation	19920908 714/33
<	Direct access storage device with independently stored parity	19911210 714/6
_ ∢	Method and apparatus for simulating m-dimension connection networks in and n-dimension n	19910917 703/13
5036479 A Modular	lar automated avionics test system	19910730 702/121

777.03 1/33 5/4 1/33 5/20 1/718 1/18 5/3 5/3 33	24 8 8
19900904 360/77.03 19900626 714/33 19891031 716/4 19880510 714/33 19870630 716/20 19760601 714/718 19740813 703/18 19740430 703/3 19710615 714/45 20050414 20020927 33 20001102 19931022 19931022 19891208 19870818	19820324 19960301 19770901 20041019 20040429 20031120 20011227 19991012 19970114 19770627
	LOGICAL SIMULATING METHOD Reusable Testcase and Simulation Control Program Logical Unit Simulator. September 1977. Integrated circuit design simulating method, involves dividing leaf cells group into stages base Integrated circuit design simulating method, involves dividing leaf cells group into stages base Method of distributing operation among processing threads involves identifying independent o System e.g. network simulating method, involves simulating model of system, where processin Logical unit operation stimulation method e.g. for integrated circuits, involves performing alloc Multi-distributed programs debug method for heterogeneous hardware processors, involves or Computer program optimizing method using input data in compiler, interpreter of computer Testing integrated circuit design - using two instruction threads corresp. to two simulators, and Integrated circuit composition determination procedure - using parallel architecture machine to Urban electric network simulator - has voltage quality monitor and line loading monitor, used to
US 4954905 A US 4937827 A US 4878179 A US 4744084 A US 3961250 A US 3829667 A US 3824624 A US 3824624 A US 3825599 A US 3808409 A US 3805409 A US 365599 A UP 2002779011 A UP 2002279011 A UP 200305961 A	JP 57050132 A NN9603111 NN77091585 US 6807520 B US 20040083475 A WO 2003096235 A US 20020124085 A US 20010056341 A US 5966537 A US 5594741 A EP 622744 A SU 560240 A